

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/044,344	01/10/2002	Jae Soo Park	1016-012	8012
22898	7590 03/28/2003			
THE LAW OFFICES OF MIKIO ISHIMARU 1110 SUNNYVALE-SARATOGA ROAD SUITE A1			EXAMINER	
			WILLIAMS, AL	LEXANDER O
SUNNYVALE, CA 94087			ART UNIT	PAPER NUMBER
			2826	
			DATE MAILED: 03/28/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	<i>\</i>		
				,		
Office Action Summary		10/044,344	PARK ET AL			
		Examiner	Art Unit			
		Alexander O Williams	2826	danas		
Period fo	 The MAILING DATE of this communication app r Reply 	ears on the cover sheet w	ntn the correspondence at	Juress		
THE N - Exter after - If the - If NO - Failur - Any n	DRTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period verto reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a within the statutory minimum of th vill apply and will expire SIX (6) MO cause the application to become A	reply be timely filed rly (30) days will be considered time NTHS from the mailing date of this of BANDONED (35 U.S.C. § 133).	aly. communication.		
1)	Responsive to communication(s) filed on	<u> </u>				
2a) 🗌	This action is FINAL . 2b)⊠ Th	is action is non-final.				
3)	Since this application is in condition for allows			he merits is		
Dispositi	closed in accordance with the practice under on of Claims	Ex parte Quayle, 1955 C	.D. 11, 433 O.G. 213.			
-	Claim(s) 1-14 is/are pending in the application					
	4a) Of the above claim(s) is/are withdraw	vn from consideration.				
5)	Claim(s) is/are allowed.					
6)	Claim(s) <u>1-14</u> is/are rejected.					
7)[_]	Claim(s) is/are objected to.					
	Claim(s) are subject to restriction and/o on Papers	r election requirement.				
	The specification is objected to by the Examine	r.				
10) 🔲 -	The drawing(s) filed on is/are: a)☐ accep	oted or b) objected to by	the Examiner.			
	Applicant may not request that any objection to the	e drawing(s) be held in abe	vance. See 37 CFR 1.85(a)			
11) 🔲 -	The proposed drawing correction filed on	is: a) approved b)	disapproved by the Examin	ner.		
	If approved, corrected drawings are required in rep	oly to this Office action.				
12) 🔲 -	The oath or declaration is objected to by the Ex	aminer.				
-	inder 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)[☐ All b)☐ Some * c)☐ None of:					
	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No						
* S	3. Copies of the certified copies of the prior application from the International Busee the attached detailed Office action for a list	reau (PCT Rule 17.2(a))		l Stage		
14) 🗌 A	cknowledgment is made of a claim for domesti	c priority under 35 U.S.C	. § 119(e) (to a provisiona	al application).		
) \square The translation of the foreign language proaction. The translation of the foreign language process.					
Attachmen	t(s)					
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) Notice o	v Summary (PTO-413) Paper N f Informal Patent Application (P			
JS Patent and T	ademark Office					

Application/Control Number: 10/044,344

Art Unit: 2826

Serial Number: 10/044344 Attorney's Docket #: 1016-012

Filing Date: 1/10/2002;

Applicant: Park et al.

Examiner: Alexander Williams

Applicant is reminded of the proper content of an abstract of the disclosure.

A patent abstract is a concise statement of the technical disclosure of the patent and should include that which is new in the art to which the invention pertains. If the patent is of a basic nature, the entire technical disclosure may be new in the art, and the abstract should be directed to the entire disclosure. If the patent is in the nature of an improvement in an old apparatus, process, product, or composition, the abstract should include the technical disclosure of the improvement. In certain patents, particularly those for compounds and compositions, wherein the process for making and/or the use thereof are not obvious, the abstract should set forth a process for making and/or use thereof. If the new technical disclosure involves modifications or alternatives, the abstract should mention by way of example the preferred modification or alternative.

The abstract should not refer to purported merits or speculative applications of the invention and should not compare the invention with the prior art.

Where applicable, the abstract should include the following:

- (1) if a machine or apparatus, its organization and operation;
- (2) if an article, its method of making;
- (3) if a chemical compound, its identity and use;
- (4) if a mixture, its ingredients;
- (5) if a process, the steps.

Extensive mechanical and design details of apparatus should not be given.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.



Art Unit: 2826

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1 to 14 are rejected under 35 U.S.C. § 102(b) as being anticipated by Lee et al. (U.S. Patent # 6,130,074).

- 1. Lee et al. (figures 1 to 22) specifically figures 9 and 10 show an integrated circuit interconnect comprising: a wide top metal line **960**; a wide bottom metal line **940**; a dielectric layer **950** disposed between the wide top and wide bottom metal lines; a plurality of vias **945I** in the dielectric layer and connecting the wide top and wide bottom metal lines including: a first via having a width, and a second via having a width and spaced more than a width away and less than four widths away from the first via.
- 2. The integrated circuit as claimed in claim 1 wherein: Lee et al.'s second via is spaced from the first via in a direction perpendicular to the length of the wide top metal line; and

Application/Control Number: 10/044,344

Art Unit: 2826

including: a third via having a width and spaced more than two widths and less than four widths from the first via in a direction parallel to the length of the wide top metal line.

- 3. The integrated circuit as claimed in claim 1 wherein: Lee et al.'s second via is spaced from the first via in a direction parallel to the length of the wide top metal line; and including: a third via having a width and spaced more than two widths and less than four widths from the first via in a direction perpendicular to the wide top metal line.
- 4. The integrated circuit as claimed in claim 1 wherein: Lee et al.'s dielectric layer has an opening provided therein equidistant from the first and second vias.
- 5. The integrated circuit as claimed in claim 4 wherein: Lee et al.'s opening which has a width equal to the width of the first via.
- 6. The integrated circuit as claimed in claim 4 wherein: Lee et al.'s opening has a length greater than twice the width thereof.
- 7. The integrated circuit as claimed in claim 4 wherein: Lee et al.'s opening has a length and the length extends perpendicular to the length of the wide top metal line.
- 8. Lee et al. (figures 1 to 22) specifically figures 9 and 10 show an integrated circuit interconnect comprising: a wide top metal line **960**; a wide bottom metal line **940**; a dielectric layer **950** disposed between the wide top and wide bottom metal lines; and a via-sea **945I** in the dielectric layer and connecting the wide top and wide bottom metal lines including: a first column of vial, having a width, and a second column of vias having a width and spaced more than a width away and less than four widths away from the first column of vias.
- 9. The integrated circuit as claimed in claim 8 wherein: Lee et al.'s second column of vias is spaced from the first column of vias in a direction perpendicular to the length of the wide top metal line; and including: a first row of vias including a via in the first column of vias having a width and spaced more than two widths and less than four widths from the first column of vias in a direction parallel to the wide top metal line.
- 10. The integrated circuit: as claimed in claim 8 wherein: Lee et al.'s second column of vias is spaced from the first column of vias in a direction parallel to the length of the wide top metal line; and including: a first row of vias including a via in the first column of vias having a width and spaced more than two widths and less than four widths from the first column of vias in a direction perpendicular to the wide top metal line.
- 11. The integrated circuit as claimed in claim 8 wherein: Lee et al.'s dielectric layer has an opening provided therein equidistant from the first column of vias and the second column of vias.

Application/Control Number: 10/044.344

Art Unit: 2826

- 12. The integrated circuit as claimed in claim 11 wherein: Lee et al.'s opening has a width equal to the width of the first column of vias.
- 13. The integrated circuit as claimed in claim 11 wherein: Lee et al.'s opening has a length greater than twice the width thereof.
- 14. The integrated circuit as claimed in claim 11 wherein: Lee et al.'s opening has a length and extends perpendicular to the length of the wide top metal line.

Claims 1 to 14 are rejected under 35 U.S.C. § 102(e) as being anticipated by Chittipeddi et al. (U.S. Patent # 6,417,087 B1).

- 1. Chittipeddi et al. (figures 1 to 4M) specifically figures 2 and 3 show an integrated circuit interconnect 40 comprising: a wide top metal line 17; a wide bottom metal line 5; a dielectric layer 11 disposed between the wide top and wide bottom metal lines; a plurality of vias 19 in the dielectric layer and connecting the wide top and wide bottom metal lines including: a first via having a width, and a second via having a width and spaced more than a width away and less than four widths away from the first via.
- 2. The integrated circuit as claimed in claim 1 wherein: Chittipeddi et al.'s second via is spaced from the first via in a direction perpendicular to the length of the wide top metal line; and including: a third via having a width and spaced more than two widths and less than four widths from the first via in a direction parallel to the length of the wide top metal line.
- 3. The integrated circuit as claimed in claim 1 wherein: Chittipeddi et al.'s second via is spaced from the first via in a direction parallel to the length of the wide top metal line; and including: a third via having a width and spaced more than two widths and less than four widths from the first via in a direction perpendicular to the wide top metal line.
- 4. The integrated circuit as claimed in claim 1 wherein: Chittipeddi et al.'s dielectric layer has an opening provided therein equidistant from the first and second vias.
- 5. The integrated circuit as claimed in claim 4 wherein: Chittipeddi et al.'s opening which has a width equal to the width of the first via.
- 6. The integrated circuit as claimed in claim 4 wherein: Chittipeddi et al.'s opening has a length greater than twice the width thereof.
- 7. The integrated circuit as claimed in claim 4 wherein: Chittipeddi et al.'s opening has a length and the length extends perpendicular to the length of the wide top metal line.
- 8. Chittipeddi et al. (figures 1 to 4M) specifically figures 2 and 3 show an integrated circuit interconnect comprising: a wide top metal line; a wide bottom metal line; a

Application/Control Number: 10/044,344

Art Unit: 2826

dielectric layer disposed between the wide top and wide bottom metal lines; and a viasea in the dielectric layer and connecting the wide top and wide bottom metal lines including: a first column of vial, having a width, and a second column of vias having a width and spaced more than a width away and less than four widths away from the first column of vias.

- 9. The integrated circuit as claimed in claim 8 wherein: Chittipeddi et al.'s second column of vias is spaced from the first column of vias in a direction perpendicular to the length of the wide top metal line; and including: a first row of vias including a via in the first column of vias having a width and spaced more than two widths and less than four widths from the first column of vias in a direction parallel to the wide top metal line.
- 10. The integrated circuit: as claimed in claim 8 wherein: Chittipeddi et al.'s second column of vias is spaced from the first column of vias in a direction parallel to the length of the wide top metal line; and including: a first row of vias including a via in the first column of vias having a width and spaced more than two widths and less than four widths from the first column of vias in a direction perpendicular to the wide top metal line.
- 11. The integrated circuit as claimed in claim 8 wherein: Chittipeddi et al.'s dielectric layer has an opening provided therein equidistant from the first column of vias and the second column of vias.
- 12. The integrated circuit as claimed in claim 11 wherein: Chittipeddi et al.'s opening has a width equal to the width of the first column of vias.
- 13. The integrated circuit as claimed in claim 11 wherein: Chittipeddi et al.'s opening has a length greater than twice the width thereof.
- 14. The integrated circuit as claimed in claim 11 wherein: Chittipeddi et al.'s opening has a length and extends perpendicular to the length of the wide top metal line.

The listed references are cited as of interest to this application, but not applied at this time.

Field of Search	Date
U.S. Class and subclass: 257/758,700,701,774-776,786,784,680,207-211,797	3/22/03
Other Documentation: foreign patents and literature in 257/758,700,701,774-776,786,784,680,207-211,797	3/23/03

Page 7

Application/Control Number: 10/044,344

Art Unit: 2826

776,786,784,680,207-211,797	
Electronic data base(s): U.S. Patents EAST	3/23/03

Papers related to this application may be submitted to Technology Center 2800 by facsimile transmission. Papers should be faxed to Technology Center 2800 via the Technology Center 2800 Fax center located in Crystal Plaza 4-5B15. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Technology Center 2800 Fax Center number is (703) 308-7722 or 24. Only Papers related to Technology Center 2800 APPLICATIONS SHOULD BE FAXED to the GROUP 2800 FAX CENTER.

Any inquiry concerning this communication or any earlier communication from the examiner should be directed to *Examiner Alexander Williams* whose telephone number is **(703) 308-4863**.

Any inquiry of a general nature or relating to the status of this application should be directed to the *Technology Center 2800 receptionist* whose telephone number is (703) 308-0956.

3/23/03

Primary Examiner
Alexander O. Williams